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Abstract— In this paper, fully recessed-gate GaN MISFETs
with two different gate dielectrics, i.e., plasma-enhanced atomic
layer deposition (PEALD) SiN and ALD Al2O3 gate dielectric,
are used to study the origin of positive bias temperature insta-
bility (PBTI). By employing a set of dedicated stress-recovery
tests, we study PBTI during the stress and relaxation. Hence,
a defect band model with different distributions of defect levels
inside the gate dielectric is proposed, which can excellently repro-
duce the experimental data and provide insightful information
about the origin of PBTI in GaN MISFETs. The results indicate
that the serious PBTI in the device with PEALD SiN is mainly
due to a wide distribution of defect levels (σ ∼ 0.67 eV), centered
below the conduction band of GaN (EC − 0.05 eV), and can be
easily accessed by the channel carriers already at a low-gate
voltage. On the other hand, ALD Al2O3 gate dielectric shows
a narrower distribution of defects (σ ∼ 0.42 eV), which are
far from the conduction band of GaN (EC + 1.15 eV). This
observations explain the improved PBTI reliability observed in
devices with ALD Al2O3.
Index Terms— GaN-on-Si, MISFETs, positive bias temperature
instability (PBTI), recessed gate, VTH hysteresis.
I. INTRODUCTION
A lGaN/GaN-BASED power transistors have beenconsidered as a potential candidate for power switching
applications. Conventional AlGaN/GaN Schottky high-
electron mobility transistors (HEMTs) suffer from high-gate
leakage, resulting in an unfavorable power loss during an
OFF-state condition and a low-gate overdrive during an
ON-state condition. In order to tackle this issue, MIS-HEMTs
have recently received significant attention for both the
depletion-mode (d-mode) and enhancement-mode (e-mode)
applications [1]–[6].
Inserting a dielectric at the interface between the
AlGaN barrier and the gate metal significantly reduces the
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gate leakage current, enabling the use of a high-gate-voltage
overdrive to have a fast switch from OFF-state to ON-state
operation.
Up to date, threshold voltage (VTH) hysteresis after a posi-
tive forward–reverse gate sweep or VTH shift during a positive-
gate bias stress, which is generally known as positive bias
temperature instability (PBTI), has been reported for different
gate dielectrics [6]–[12]. Most of the reports focus on the PBTI
in the d-mode MIS-HEMTs [7]–[11], i.e., with no gate recess
of the AlGaN barrier. In a cascode circuit topology, which
comprises a d-mode MIS-HEMT in series with an e-mode
Si MOSFET, the gate voltage will not exceed VG = 0 V
in the d-mode MIS-HEMT. Therefore, PBTI is not expected
to be a show-stopper for d-mode MIS-HEMTs. On the con-
trary, both the time-dependent dielectric breakdown and the
PBTI represent serious reliability issues in fully recessed-gate
MISFETs for the e-mode applications, since a high-gate over-
drive (VG −VTH) is needed for fast switching [6], [13]. So far,
there is a limited literature of the PBTI in fully recessed-gate
MISFETs [12]. In order to develop technologically relevant
solutions, it is necessary to gain in-depth understanding of the
PBTI in fully recessed-gate MISFETs.
In a previous work, we have demonstrated an extended
measure-stress-measure (eMSM) technique to evaluate PBTI
in fully recessed-gate GaN MISFETs [14]. In this paper, we
present a comprehensive study of the PBTI in fully recessed-
gate MISFETs with two different gate dielectrics plasma-
enhanced atomic layer deposition (PEALD) SiN and ALD
Al2O3, including the time exponent n measured with dif-
ferent dielectrics, overdrive voltage–acceleration exponent γ,
mean activation energy for the charge capture and emission
processes, BTI relaxation behavior, and defect-band model
of charge trapping in distributed gate dielectric defect levels.
First of all, the standard ID–VG sweep is used for the
evaluation of VTH hysteresis, and the standard frequency-
conductance measurement is used to characterize the interface
state density (Dit). Subsequently, a set of dedicated stress-
recovery tests was used to investigate the kinetics of PBTI
from different points of view. Finally, a physical model based
on a gate dielectric defect band is proposed to explain the
PBTI mechanisms and calibrated on the experimental data.
II. DEVICE FABRICATION
A schematic of GaN MISFETs is shown in Fig. 1. All
devices were fabricated with an Au-free CMOS-compatible
process on 200-mm (111) Si wafers, starting with an
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Fig. 1. Schematic of fully recessed-gate GaN MISFETs.
Fig. 2. ID–VG characteristics of the devices with (a) PEALD SiN and
(b) ALD Al2O3 gate dielectrics. The VTH hysteresis is 0.63 and 0.1 V,
respectively.
AlN nucleation layer, a 2.3-μm AlGaN buffer, a 300-nm
GaN channel, a 15-nm Al0.25Ga0.75N barrier, and a 5-nm
metal–organic chemical vapor deposition in situ SiN cap layer.
Then, 140-nm rapid thermal chemical vapor deposition SiN
was deposited at 750 °C. The device isolation was formed
by nitrogen implantation. The SiN layer can be removed by
using selectively etched SF6-based chemistry. The recessed
gate is performed by the atomic layer etch (ALE) process [15],
which has no selectivity between the AlGaN and GaN layers.
The 1.1-nm etching depth per cycle can be precisely con-
trolled by an ALE process. The 17 cycles of ALE process
result in 3.7-nm depth into the GaN channel. Two differ-
ent gate dielectrics [PEALD SiN (20 nm) and ALD Al2O3
(25 nm)] were separately deposited in this paper. The PEALD
(20 nm) was deposited at 300 °C and Al2O3 (25 nm) was
deposited, followed by forming gas annealing for 1 min at
650 °C. The CMOS-compatible gate metal stack consisting
of TiN/Ti/Al/Ti/TiN was deposited. Then, 200-nm PECVD
SiN was deposited as a capping layer that protects the gate
metal during subsequent ohmic metal process. Afterward, the
ohmic metal was formed by recessing to the GaN channel
and deposition of 5-nm Ti/100-nm AlCu/20-nm Ti/60-nm TiN,
followed by rapid thermal anneal at 565 °C for 90 s.
III. RESULTS AND DISCUSSION
A. ID–VG Characteristics and Interface Characterization
The devices were first electrically tested by a positive
forward–reverse gate ID–VG sweep [sweeping rate: 1.5 (V/s)].
Fig. 2 shows the typical ID–VG characteristics after a positive
forward–reverse gate sweep. The VTH hysteresis is 0.63 and
0.1 V in the devices with SiN and Al2O3 gate dielectrics,
respectively. The Al2O3 gate dielectric shows a smaller VTH
shift compared with SiN gate dielectric. The VTH values are
0.7 and 0.1 V, as calculated by the criterion of ID = 1 mA/mm,
respectively.
Fig. 3. Summary of VTH versus VG,sweep.
Fig. 4. Dit measurement in fully recessed-gate MISFETs. The trap state
energy was estimated based on the Shockley–Read–Hall statistical model with
an assumed capture cross section of 1 × 10−15 cm2.
Fig. 3 shows the VTH hysteresis with respect to the different
gate sweep voltages.
Similar to the literature [16]–[21], a standard frequency-
dependent conductance analysis was performed first as the
starting point to evaluate the gate-stack quality when using
these two dielectrics. Fig. 4 shows the extracted Dit (interface
state density) values by frequency-dependent conductance
method at the interface under the gate dielectric, which are
Dit ∼ 5 × 1012 − 4 × 1011 cm−2eV−1 (PEALD SiN) and
Dit ∼ 2 × 1013 − 2 × 1012 cm−2eV−1 (ALD Al2O3), respec-
tively. The values of Dit are measured under the depletion
region in the C–V measurements, where the gate bias is
−0.3∼0.5 V for ALD Al2O3 and 0.5∼1 V for PEALD
SiN, respectively. However, the impact of border traps on
the extracted Dit values cannot be excluded [11]. Therefore,
a more general analysis with a set of stress-recovery tests
was used to understand the PBTI, as shown in the following
Section (III.B).
B. Insight Into PBTI Mechanisms
1) Extended Measure-Stress-Measure Technique: In order
to further understand the PBTI mechanism, a set of
stress-recovery tests was conducted. A dedicated eMSM
sequence [22] was performed. This measurement technique
can capture several features of the PBTI kinetics during both
stress and recovery phases during a single experiment with a
minimum sense delay of 1 ms. In order to avoid prestressing
the device during the initial ID–VG characterization sweep, the
ID–VG was only measured up to VTH of the fresh device. The
value of VTH (threshold voltage shift) was estimated from
the drain current degradation, as shown in Fig. 5.
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Fig. 5. VTH voltage is converted from the drain current reduction.
Fig. 6. VTH versus tstress on the device with (a) PEALD SiN and
(b) ALD Al2O3 in a logarithmic–logarithmic scale. Dashed lines: power law
fits to the data [see (1)].
2) Experimental Results and Discussion: A nonlinear
(i.e., a power law) dependence of VTH on tstress was
observed, as shown in Fig. 6. Large VTH > 0.1 V was
observed already at short stress time (2 s) and moderate gate
stress voltages (Vov,stress = 0.4 V) [Fig. 6(a)] in the device
with PEALD SiN gate dielectric. Similar to BTI evolution in
different device technologies [24], [25], [27], [29], VTH was
also observed to follow a power law of the stress time and
stress overdrive voltage:
VTH = A0(VG − VTH0)γ tnstress (1)
where A is the prefactor and n is the time exponent.
The time-dependence exponent n is estimated by fitting the
power law (1) to each experimental curve. Fig. 7 shows the
time exponent n versus VOV,stress, where VOV,stress represents
the difference between the gate stress voltage and the threshold
voltage (VG − VTH). In general, the time exponent n is in
the range of 0.1–0.225, which are within the typical range
Fig. 7. Time exponent n with respect to the two different gate dielectrics.
Fig. 8. PBTI shift benchmarking in terms of voltage dependence of VTH.
of BTI reports in different technologies [24], [25], [27], [29].
However, it is worth noting that the time exponent n of PEALD
SiN decreases faster when increasing gate voltage. The smaller
exponent n, i.e., the weaker stress time dependence of the
VTH evolution, indicates that a fast VTH has happened
very quickly as soon as the stress voltage has been applied.
On the other hand, in the device with ALD Al2O3, we can
see that the time exponent n shows a slower decreases toward
higher VOV,stress.
Furthermore, by extracting VTH after a 2-s stress, the
relationship of VTH and VOV,stress can be benchmarked, as
shown in Fig. 8. As one can clearly see, Al2O3 devices show
a ∼10× lower VTH value as compared with SiN. Moreover,
a weak voltage dependence exponent γ ∼ 1 is observed for
PEALD SiN, while γ ∼ 2 for the ALD Al2O3. We note that γ
describes the voltage dependence of VTH, as shown in the
following equation:
VTH ∝ V γov,stress. (2)
The physical origin of different γ values will be discussed in
the following Section (IV).
The VTH value during the stress can be expressed by using
a semiempirical model [29]
VTH ≈ A0 exp
(
− E A
kB T
) ( |VG − VTH0|
tox
)γ
tnstress. (3)
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Fig. 9. Arrhenius plots of VTH measured during (a) stress and (b) relaxation
on devices with PEALD SiN and ALD Al2O3 gate dielectric. The VTH
values were extrapolated when the devices were stressed at 1 V of voltage
overdrive for 2 s and relaxed for 1 s at different temperatures, i.e., 25 °C,
50 °C, 75 °C, and 100 °C. Similar E A values are estimated for the emission
process when VTH recovery is evaluated from 1 ms to 1 s after stress
removal.
Arrhenius plots of the temperature dependence of the mea-
sured VTH are shown in Fig. 9 for the different devices.
By fitting an exponential trend to the data, one can estimate
the apparent VTH activation energy. However, in order to
estimate the mean activation energy of the charge capture
process, one should consider the time necessary to reach a
given VTH (i.e., a given number of charged defects) at
different temperatures. Since VTH follows a power law of
the stress time with exponent n (3), the activation energy can
be obtained by dividing the apparent VTH activation energy
for n. The activation energy was estimated to be 0.57/1.02 and
0.67/1.1 eV for the devices with PEALD SiN/ALD Al2O3
gate dielectric (time exponent n is 0.10/0.167), respectively.
Please note that the electron emission from traps back to
the channel could happen during the 1-ms delay (minimum
delay) to estimate VTH after the stress removal. Since electron
emission is also a thermally activated process, the estimated
capture activation energy could be inaccurate. However, the
large difference in the value of extracted E A for the two
dielectrics suggests different defect properties, as we will
discuss in Section IV.
Another challenge to characterize PBTI is the partial recov-
erability, once the stress is removed. This is often referred to
as relaxation. Such relaxation results in an underestimation of
the PBTI degradation with standard delayed measurements.
As the eMSM measurement sequence described previously,
a set of relaxation curves in the device with PEALD SiN
and ALD Al2O3 gate-stack were collected, as shown in
Fig. 10. The relaxation transients were fitted with the empirical
universal relaxation model [22] with the physical assumption
of a recoverable (R) and permanent degradation (P) ascribed
to different defect types [23], allowing an estimation for
the fast Vth component from the slowly relaxing (or the
so-called permanent) component. While this distinction is only
qualitative as it is based on an empirical model, it serves the
purpose of further comparing the different PBTI behaviors of
the two dielectrics. The VTH recovery can be described as
VTH(tstress, trelax) = R(tstress, trelax = 0) × r(ξ) + P(tstress)
(4)
r(ξ) = 1
1 + Bξβ (5)
Fig. 10. Typical set of PBTI relaxation traces measured in the device with
(a) PEALD SiN and (b) ALD Al2O3 gate dielectric. Note: different stress
conditions (gate overdrive and stress time) were chosen in order to yield
comparable degradation levels in the two different gate-stacks. The lack of
data at short relaxation times (<10 ms) is due to the limited speed of the
autoranging feature of the measurement instrument. B and β are 1.06 and 0.15
for the PEALD SiN and 2.72 and 0.18 for the ALD Al2O3, respectively.
where tstress is the total stress time, trelax is measured from
the end of the last stress phase, ξ = trelax/tstress is the
universal relaxation time, and B is a scaling parameter. The
functional form of (5) is similar to stretched exponential,
which is often used to describe the relaxation of dispersive
systems, and β has the attributes of a dispersion parameter.
R(tstress, trelax = 0) represents a rough estimation of the full
recoverable component extrapolated to trelax = 0. Fig. 10
shows the typical set of PBTI relaxation traces, and Fig. 11
shows the recoverable (R) with respect to the different stress
times and the permanent degradation (P). The ALD Al2O3
shows a smaller recoverable (R) even under a high stress
gate voltage and a faster relaxation, as shown in Fig. 10(b).
This can also be observed by looking at the ratio between
VTH of the ALD Al2O3 gate dielectric and the PEALD SiN
gate dielectric as a function of the relaxation time (Fig. 12).
We can clearly observe that a faster dielectric defect discharge
is observed in the device with an Al2O3 gate dielectric. This
faster relaxation suggests a less favorable defect energy level
with respect to the Fermi level in the GaN channel, which
induces faster charge emission after stress removal.
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Fig. 11. Recoverable (R) with respect to the different stress times and the
permanent degradation (P).
Fig. 12. Transients fitted with the universal relaxation model reveal faster
relaxation for the device with Al2O3 gate dielectric.
IV. MODEL
Although Al2O3 shows larger Dit levels (see Fig. 4), the
PBTI-induced VTH shift is smaller compared with SiN. Recent
literature shows that the BTI in SiGe [24], Ge [25], [26], and
InGaAs [27], [28] devices with high-k gate-stacks is mainly
caused by charging/discharging of defects inside the gate
dielectric. A dielectric defect band-based model has been used
in the literature to successfully describe the BTI in various
device technologies. Such model assumes the existence of a
normal distribution of dielectric defect levels, and it ascribes
BTI VTH shifts to defect filling at varying gate voltages. For
simplicity, the model assumes thermodynamic equilibrium,
i.e., at each gate voltage, all the defect levels above the channel
Fermi level are considered empty, while all the levels below
are considered filled. No kinetics is captured by this simplified
model, as it would require an accurate description of the lattice
relaxation thermal barriers involved in the charging of each
individual defect [30]. Therefore, the extracted defect density
should be interpreted as the representative of the given stress
duration considered (i.e., larger density would be extracted
for longer stress data). We note that under the assumption of
voltage-independent power-law time exponent, longer stress
time would result in a rescaling of the fitted defect densities,
Fig. 13. Experimental data of Neff versus voltage are excellently described
by a defect band model calculation, as shown in Fig. 14. The fitting
parameters, including Dot , μt , and σt , are shown in Fig. 14.
but would not modify the defect energy profiles. Furthermore,
uniform distribution of defects along the dielectric thickness is
assumed, and the applied gate voltage overdrive is assumed to
drop solely on the gate dielectric, inducing a constant electric
field. The impact of the possible presence of fixed charges is
neglected.
Fig. 13 shows the experimental data of voltage dependence
of Neff (effective trapped charge density = VTH ∗ Cox/q)
against the calculated curves corresponding to the proposed
defect band model. Note about the model calculation: the
defect bands are modeled as a Gaussian distribution over
energy as
Dot(E, x) = Dot0
σt
√
2π
exp
(
− E − μt (x)
2σ 2t
)
(6)
where E is the energy within the dielectric bandgap, μt and σt
are the mean and the standard deviations of the Gaussian
distributions, and x is the spatial position inside the dielectric
layer. Note that μt varies across the dielectric thickness
to represent the impact of the gate dielectric field, which
leverages the trap energy level differently for traps at different
gate dielectric depths (see Fig. 14). Charged defects at different
spatial positions also contribute differently to the total VTH
due to electrostatics. Moreover, an exponential decay term
exp(−x /x0) is included to account for the reduced tunneling
probability of channel electrons toward defects located deeper
in the gate dielectric (Wentzel–Kramer–Brillouin approxima-
tion for tunneling probability). The characteristic tunneling
distance x0 was fitted as 1.4/2.54 nm for Al2O3 and SiN,
respectively. Please note that using Gaussian distribution of
the defect levels is an assumption for the purpose to simplify
the mathematical calculation of the model. Although different
energy distributions of the defect might exist in reality, a sim-
ilar result by shifting up the Fermi level energy in the channel
would be obtained independently of the chosen distribution.
As shown in Fig. 14, in order to describe the experimen-
tal data, a defect distribution in Al2O3 centered ∼1.15eV
above the GaN conduction band with a relatively narrow
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Fig. 14. Defect band models in the device with PEALD SiN gate dielectric
and ALD Al2O3 gate dielectric (left) and the energy distribution of gate
dielectric defects with respect to two different gate dielectrics (right).
Fig. 15. Illustration of the relation between γ and defect distribution inside
the gate dielectric. By comparing the PBTI shift benchmarking in Fig. 8
with the defect band model in Fig. 13. (a) Low γ (similar to the case of
PEALD SiN) suggests the existence of a wide distribution of defect level
centered around the channel Fermi level. (b) High γ (similar to the case of
ALD Al2O3) suggests a narrow distribution of defect level far away from the
channel Fermi level.
energy spread (σ ∼ 0.42 eV) has to be assumed. In contrast,
a significantly wider defect distribution centered around the
GaN conduction band has to be assumed for SiN. Interestingly,
the total volume density of dielectric defect (Dot) in Al2O3 is
approximately three times larger than in SiN; however, a large
fraction of the defects in Al2O3 are not energetically favorable
for channel electrons, and therefore, they do not contribute to
PBTI shifts at operating condition. On the contrary, the wide
defect band in SiN is accessible for channel electrons already
at low gate voltages, explaining the large VTH shifts under a
low gate bias and the weak voltage acceleration. These results
are also qualitatively consistent with the different activation
energies estimated (Fig. 9), since the trapping mechanism
of the SiN, which has easily accessible dielectric defects, is
accelerated less by the temperature, leading to a low activation
energy (E A = 0.57 eV) compared with the device with ALD
Al2O3 (E A = 1.02 eV).
We note that in the framework of the defect band model, the
overdrive voltage dependence of VTH (γ in Fig. 8) indicates
the accessibility of dielectric defects in the gate dielectric,
as shown in Fig. 15. A low γ suggests the existence of a wide
distribution of dielectric defects centered around the channel
Fermi level, which can be easily accessed at low stress voltage.
On the other hand, a high γ suggests a narrow distribution of
defect level far away from the channel Fermi level. These
physical mechanisms of PBTI in fully recessed-gate GaN
MISFETs are also consistent with the understanding of BTI in
advanced gate-stacks [31]. Based on all these observations, we
conclude that Al2O3 gate dielectric is much more promising
to improve the PBTI reliability than the SiN gate dielectric.
V. CONCLUSION
The PBTI reliability of fully recessed-gate GaN MISFETs
has been comprehensively investigated. By employing a ded-
icated set of stress-recovery experiments, i.e., the eMSM
technique, we characterized PBTI during both stress and
relaxation, highlighting the complex kinetics. The results
indicate that: 1) VTH evolution shows a power-law time
dependence and 2) PEALD SiN gate dielectric shows a low
time exponent n, low voltage dependence of VTH (γ ∼ 1),
and low apparent capture activation energy (E A = 0.57 eV),
which can be explained by the defect band model we proposed
to describe the experimental data. PEALD SiN gate dielectric
shows a wide defect band (σ ∼ 0.67 eV) centered 0.05 eV
below the conduction band (EC−0.05 eV) of GaN. In contrast,
the defect distribution inside the ALD Al2O3 is 1.15 eV away
from the conduction band of GaN (EC + 1.15 eV) and shows
a narrower energy spread (σ ∼ 0.42 eV). Therefore, the gate
dielectric defects inside the PEALD SiN are much more easily
accessible under a low gate voltage bias compared with ALD
Al2O3 gate dielectric, indicating that Al2O3 gate dielectric is
promising to improve the PBTI reliability. In sum, we have
shown that the distribution of defect energy levels inside the
gate dielectric can contribute to the PBTI as well, which needs
to be considered for further material and process optimization.
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